Z85C3008PEC

CMOS SCC serial communications controller, DIP40, -0.3V to +7.0V, Complete CRC reception

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~2.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~2.50

PartNumber:: Z85C3008PEC

Brand:: Zilog, Inc. - Zilog | Pack: DIP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Sophia's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-06-29

From Other Seller

Part Number:Z85C3008PEC
US $1.00 - 2.50
HCPL-7800A

US $2.50 - 4.10 / Piece
(0) Remove
CM2030-A0TR

US $0.92 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The Z85C3008PEC is a CMOS SCC serial communications controller. It is a pin and software compatible CMOS member of the SCC family introduced by ZiLOG in 1981. It is a dual channel, multi-protocol data communications peripheral that easily interfaces to CPU with either multiplexed or non-multiplexed address data buses. The Z85C3008PEC generates and checks CRC codes in any synchronous mode and can be programmed to check data integrity in various modes.

Parametrics

Z85C3008PEC absolute maximum ratings: (1)VCC supply voltage range: -0.3V to +7.0V; (2)Voltages on all pins with respect to GND: -3V to VCC +0.3V; (3)Storage temperature: -65℃ to +150℃.

Features

Z85C3008PEC features: (1)Improve functionality to ease sending back-to-back frames; (2)Automatic SDLC opening flag transmission; (3)Automatic T×underrun/EOM latch reset in SDLC mode; (4)Automatic RTS deactivation; (5)T×D pin forced high in SDLC NRZI mode after closing flag; (6)Complete CRC reception; (7)Improved response to abort sequence in status FIFO; (8)Automatic T×CRC generator press/rset; (9)Extended read for write registers; (10)Write data set-up timing improvement.